The nearest level approximation control algorithm (nlm) is employed for multi-level multi-module (mmc) in the flexible high-voltage direct current (hdvc) converter. The decimal part of this algorithm needs to input sine digital pulse width modulator (dpwm), however, since the dpwmis too sensitive and less stable, the output digital pulse becomes too narrow and the digital signal frequency changes too fast. In order to solve the multilevel problems of the inverter frequency operation, the hysteretic Schmidt comparison method is proposed to meet the requirement of precision. This method can not only ensure the stability of the output digital signal, but also can adjust the hysteretic Schmidt trigger threshold, obtain more ideal digital pulse width which reduces the digital signal output frequency and make digital output signals stable and the pulse width, the grading sorting algorithm and guarantee the reduction of the output control pulse frequency. The feasibility of the method is verified through simulation and the actual running results of this method in field-programmable gate array (fpga) show that the study of nlm control algorithm can optimize the flexible hvdc control requirements.
Introduction
Voltage Source Converter based hvdc technology was first proposed by Boon-Teck Ooi in 1990. Its main feature is the use of a voltage source converter (vsc) which is composed of a full-control power electronic device (insulated gate bipolar transistor, igbt). The current source converters (csc) based on half-control devices have been replaced in hvdc transmission. The original vsc-hvdc project capacity and voltage grade is 3 mw/ ±10 kv, and the design concept of capacity and voltage grade up to 1100 ma/ ±300 kv has been designed [1, 2] . The structure of the diagram is shown in Fig.1 , which shows the schematic diagram of a single flexible direct current transmission line connecting two ac systems.
Figure1 Two-terminal vsc-hvdc structure. Figure 1 includes the following parts.
(1) The junction transformer (t) which provides a suitable working voltage for the voltage source converter and ensures the maximum active and reactive power output of the voltage source converter.
(2) Ac filter system (ac filter). There may be a certain amount of high-order harmonics in the ac voltage output of the converter. Some ac filters which can filter out high order harmonics should usually be installed at the commutation bus.
(3) Commutation reactor (l) which is the link between ac system and voltage source converter determines the power transfer capacity of the converter and the control of active and reactive power.
(4) Voltage source converter (vsc) which is different from conventional direct current transmission is the key part of flexible direct current transmission. In the bridge arm, the thyristor is replaced by the controlled power electronic tube (igbt), which makes the whole converter more controllable.
(5) Direct current capacitor (c) is the energy storage element in voltage source converter ac side which provide dc voltage for converter. At the same time it can buffer the dc side voltage fluctuation caused by the system failure and reduce the dc side voltage ripple and provide dc voltage support for the receiving station.
At present, there are some kinds of digital to analog conversion for dpwm without mention of operating at lower frequencies. According to the power consumption based on igbt [3, 4] , the power consumption of submodules is mainly focused on switching loss and frequency, therefore, how to reduce the switching rate of submodules is the key to further reduce the power consumption of submodules. Although the current dpwm voltage equalization algorithm can solve the voltage equalization problem of the capacitor, it needs to sort the capacitor voltage first, and the output operating frequency cannot be guaranteed [5, 6] . Some valve body modules have high output frequency and some have very low output frequency. Moreover, if the threshold is not selected on the triangle wave, the duty cycle of the action frequency will be too small [7] [8] [9] . The voltage sharing algorithm suitable for the most recent level approximation also has the problem of sorting, and the capacitor voltage controlled by the algorithm has good stability, but its input and cut duty cycle still exist. So there is still a huge difference in the frequency of valve body movements. Because of these problems, a hysteretic dpwm is proposed. When the triangle wave is compared with the sine wave, the digital pulse width output can be changed by changing the thresholds of the hysteresis comparator, which can ensure the frequency reduction requirement of the subsequent equalization sorting algorithm.
Principle of Hysteresis DPWM
In the ordinary flexible dpwm direct current transmission whether the small change is due to input signals or external interference any slight change of input voltage near threshold voltage will lead to the jump of output voltage. The dpwm of sine wave is to compare the voltage value of triangle wave with the fractional part of sine wave to determine the output digital data of dpwm [10] [11] [12] . But this method has a great influence on the frequency and width of digital data output. The frequency of dpwm which is modulated by triangle wave is fixed, so the frequency of output should be fixed. The comparison of triangular waves between the range and the fractional number of sine waves becomes critical [13] [14] . The single threshold voltage comparator is shown in Fig.2 . When the voltages are greater than U T , the outputs are negative, and when the voltages are less than U T , the outputs are positive, but if the input voltages change exactly near U T , it will cause the output voltage to change before and after the positive and negative values which makes the output signal frequency higher, and extremely unstable. Hysteresis voltage comparator is shown in Fig.3 . The output is negative when the input voltage exceeds U T2 , and the input voltage is less than U T1 when the output is positive, so the output changes only when the input voltage varies beyond U T2 -U T1 . Therefore, the longer the two threshold points are selected, the lower the sensitivity is, but the more stable the output frequency is, the more ideal the duty cycle of the digital output is when the frequency is invariant.
In the design of voltage comparator, the type of voltage comparator should be determined according to the actual needs. If it is necessary to judge that the input signal is within or outside of an interval, a window voltage comparator should be selected. If the judging input signal is higher or lower than a certain reference value, a single limit voltage comparator can be selected. If we want to further improve the anti-jamming ability near the reference value, we should choose hysteresis voltage comparator with backpass. In addition to the integrated voltage comparator, in general applications, the voltage comparator is usually composed of integrated operational amplifier as the core device, which is added to the in-phase or inverse-phase end of the operational amplifier according to the input signal. The voltage comparator can be divided into phase input and inverse input. For the same input signal, the in-phase input type and the inverse input type tend to jump in the opposite direction at the threshold, and the comparison between the input and output signals results in the output of +U Z or -U Z .
Realization of hysteresis DPWM
Because of its strong anti-jamming ability, high efficiency and repeatable programming. Dpwm is widely used in many fields, such as switching power supply, communication, power control and conversion. Because of the good performances of dpwm control circuit, it has been paid more and more attention in switching power supply. The dpwm control circuit to achieve control of the switching power supply output voltage for modulation duty cycle. The switching frequency of the common switching power supply is 50 to100 hz. If the output ripple is the same, increasing the switching frequency can not only effectively reduce the size of capacitance and inductance, but also reduce the external noise interference and improve the stability of the system. Considering some factors such as resolution, noise and power consumption, the duty cycle accuracy of switching power supply is 0.1%, when the frequency of switching power supply is 1 mhz then the duty cycle resolution of switching power supply is 1ns. The maximum operating frequency of fpga is about 200 mhz, so the resolution of dpwm control circuit is 500ps. The study of dpwm control circuit with high resolution will be of great significance.
With the development and application of new energy, the flexible direct current transmission system has been developed rapidly. This kind of transmission mode, which has many advantages, has solved many problems existing in the past transmission. Therefore, it will have a great impact on the new energy distributed generation system and lay a good foundation for the development of smart grid. The control of hvdc system is one of the key problems of flexible dc transmission. In the prior dpwm for hvdc transmission, any small changes of threshold voltage will lead to a great change in the voltage output, whether they comes from the input signals or from the external interferences. Therefore, dpwm is a very sensitive but poor anti-interference method. Hysteresis comparator has an anti-interference ability, stable output pulse frequency and reasonable pulse width. It is proposed that after the three-phase sine wave is generated by hysteresis dpwm.
Design of software and matlab simulation
The algorithm of 21-channel hysteretic dpwm controller is programmed by m-code in matlab simulink (2017 version). In order to achieve practical application, the algorithm is written in the description language of fpga. The hardware is shown in Fig. 4 . The triangular wave signal is output from tri to tri_1. The integral part of sine wave is input. The integral part of the upper arm is nu_1, and the integral part of the lower arm is nl_1. The decimal part of sine wave is countu. The lower arm of the bridge is countl. Figure 4 Coding modular of 21-levels dpwm. Figure 5 The waveforms hysteresis of 21-level dpwm.
For the control of 21-level mmc, when the carrier frequency is 2.5 khz, the waveform obtained by running simulation such as Figure 5 , the output dpwm frequency is very stable, and every step of the dpwm waveform is obtained. It can be seen from Figure 5 that the signal frequency of the integer jump part is quite wide, and the output frequency is very stable, which meets the requirements of strong anti-interference ability and stable output frequency required by the design. Under the same conditions, the hysteretic dpwm need to be set two threshold points, the upper limit value is about75%, but the lower limit value is about12.5%.
Circuit verification
Via Matlab simulation, the average frequency of the igbt switch of the output valve body is finally controlled in the case of 21 levels, shown in Equation (1) . 2500 120 21
The speed of igbt switch is 120Hz, which is also ideal in current flexible direct current transmission. When the frequency is too low, the capacitance of the valve body is difficult to control, and the loss of igbt is too high. Therefore, when the number of controlled levels is N, the frequency of the dpwm carrier should be Equation (2) .
But via Matlab simulation, the igbt frequency of the hysteresis dpwm controller is shown in Fig.6 below. When igbt works in each cycle, there is no output pulse for a part of the time, most of the pulse is concentrated in the first half of each cycle, the latter half period has almost no pulse output, resulting in uneven pulse output. In order to improve the uniformity of igbt pulse, the voltage of input module will be sorted by bucket sort. In order to verify the correctness of the method further, the fpga (xilinx xc6slx16-2csg324) is used to be tested. The hysteresis of 21-level dpwm waveform is shown in Fig.7 . 
Conclusion
In this paper, the hysteretic voltage comparator method is used to describe the control process of flexible dc transmission, which improves the stability of dpwm output and obtains better digital pulse width. At the same time, it reduces the working frequency of the module with improving the control pulse delivery, and reduces the loss of mmc. The control process of flexible direct current transmission is studied. The hysteretic voltage comparator is used to improve the stability and wide pulse of dpwm output data. The simulation and practical circuit verify that this method is feasible. In addition to the hysteretic dpwm method, it is proposed how to select the carrier of dpwm based on the number of control levels. In the not far future, in order to obtain better control effects, it provides a better idea and help for how to modify the thresholds and adjust the frequencies of input triangular waves. The main equipment of hvdc transmission technology includes converter, flat-wave reactor and reactive power supply and so on. The main advantages of hvdc transmission technology include large transmission capacity, less wire, small power loss and corona loss. But the main disadvantages of hvdc are that it is easy to cause commutation failure and a large number of low-order harmonics. The main equipment of flexible dc transmission technology includes converter, ac filter, and dc cable and so on. The main advantages of flexible dc transmission are modularization, simplicity and there is no need for control and communication between converter stations. At present, the capacity of power grid transport in our country is relatively low, and the economy is relatively poor operation. In this paper an improved flexible dc transmission method is presented which has the ability to reduce power consumption, reduce harmonic interference, etc.
